ijaers social
google plus

International Journal of Civil, Mechanical and Energy Science

ijcmes google ijcmes academia ijcmes rootindexing ijcmes reddit ijcmes IIFS ijcmes research bib ijaers digg ijcmes tumblr ijcmes plurk ijcmes I2OR ijcmes ASI ijcmes slideshare ijcmes open jgate ijcmes exactseek ijcmes Scrub the web ijcmes entireweb ijcmes speech counts ijcmes bibsonomy

Simulation of 8257 Direct Memory Access Controller (DMA) Using VHDL( Vol-1,Issue-1,November 2015 )


Vinod Kataria, Rajesh Kr. Saini


DMA controller, 8257, CPU, cycle stealing


The 8257 is a 4-channel direct memory access (DMA) controller. It is specifically designed to simplify the transfer of data at high speeds for the microcomputer systems. Its primary function is to generate, upon a peripheral request, a sequential memory address which will allow the peripheral to read or write data directly to or from memory. Acquisition of the system bus in accomplished via the CPU’s holds function or via cycle stealing function. It maintains the DMA cycle count for each channel and outputs a control signal for simplified sectored data transfers.8257 significantly simplifies the transfer of data at high speed between peripherals and memories. This work has been taken up to optimize and reduce area of DMA controller.

Cite This Article:
Show All (MLA | APA | Chicago | Harvard | IEEE | Bibtex)
Paper Statistics:
  • Total View : 1087
  • Downloads : 49
  • Page No: 10-13